

SOI for High Speed &
Low Power Consumption

SOI Wafer

Solution for High Speed / Low Power Consumption

Mobile
devices

CPU


Communication
Systems

Low Energy

High Speed

UNIBOND® Wafers

Smart-Cut® SOI Process for UNIBOND® Wafers



Specifications

■ Standard

Diameter		200 mm
SOI	thickness	100~200 nm
	uniformity	< ±5%
	type	P-type
	resistivity	8.5~11.5 Ωcm
	orientation	< 100 >
	Notch/Flat	Notch
BOX	thickness	400 nm
	uniformity	< ±2.5%
Base wafer	thickness	725 μm
	type	P-type
	resistivity	14~22 Ωcm
	orientation	< 100 >
HF defect		< 0.3 /cm ²
Secco defect		1×E3 /cm ²
Pipe density		none
Roughness(rms)		< 0.2 nm
Metal contamination		< 2×E10 /cm ²
Edge exclusion		5 mm

■ Customized

Diameter		200 mm
SOI	thickness	80~1000 nm
	uniformity	< ±5%
	type	P-type
	resistivity	Arbitrary
	orientation	< 100 >
BOX	thickness	100~3000 nm
	uniformity	< ±2.5%
Base wafer	thickness	725 μm
	type	P-type
	resistivity	Arbitrary
	orientation	< 100 >
HF defect, Secco defect		to be specified
Pipe density		none
Roughness(rms)		< 0.2 nm
Metal contamination		< 2×E10 /cm ²
Edge exclusion		5 mm


※300mm UNIBOND® wafers are under development.



SOI Wafers are promising material

SOI wafer is total solution material to realize high speed, low power consumption and leak tight due to ideal isolation. It provides flexibility and enhancement for IC designs and development.

SEH Supplies SOI Wafers on Your Requirements



Smart-Cut® technology is under license from SOITEC

Features of SEH SOI Wafers

1. Excellent thickness uniformity of SOI layer
2. SOI crystal quality equivalent to bulk Si wafer
3. BOX quality equivalent to thermal oxide
4. Low cost and volume supply

Typical Applications

1. High speed / low power / low voltage ICs
2. System-On-Chip
3. High-temperature electronics
4. Radiation-hardened circuits
5. Smart power devices
6. Smart sensors

Options

SEH supplies SOI wafers as customers' requirements.

1. SOI layer thickness and resistivity
2. Specification of base and bond wafer
3. Buried oxide layer thickness




SOI Wafer

Solutions for High Speed / Low Power Consumption

Bonded & Polished SOI (BPSOI) Wafers

Process for BPSOI



Specifications

■ Standard BPSOI Layer

Diameter	100,125,150,200 mm
Crystal orientation	< 100 > < 110 > < 111 >
Dopant	N Type(P,Sb), P Type(B)
SOI layer thickness	1.0µm or thicker
SOI thickness uniformity	+/-0.5µm (premium for +/-0.3µm)
Buried oxide	0.1µm~4µm
Buried oxide thickness uniformity	+/-5%
Crystal quality	Bulk level
Surface quality	Polished wafer level

■ Standard Base Wafer

Orientation	< 100 >
Dopant	N Type (P,Sb), P Type (B)
Resistivity	P (1~30Ωcm) +/-40%, Sb (0.01~0.05Ωcm) +/-30% B (0.01~50Ωcm) +/-30%
Thickness	100mm (525+/-25µm) 125mm (625+/-25µm) 150mm (625+/-25µm or 675+/-25µm) 200mm (725+/-25µm)
Primary flat or notch	100mm (32.5+/-2.5mm) 125mm (42.5+/-2.5mm) 150mm (47.5+/-2.5mm or 57.5+/-2.5mm) 200mm (flat or notch) based on SEMI standard



SOI Wafer

Solution for High Speed / Low Power Consumption

SOI (Silicon On Insulator) Wafers from SEH

SOI wafers are promising semiconductor material for leading edge devices such as low power and high speed LSIs, smart sensors, and smart power devices.

Shin-Etsu Handotai (**SEH**) has been providing wide thickness range of SOI wafers to meet various customers' requirements by using bonding technology.


SOI products from SEH

- UNIBOND[®] wafers
- Bonded & Polished SOI (BPSOI) wafers

History of SOI wafer development in SEH

SEH started development of SOI wafers in 1988. We began with bonded and polished SOI (BPSOI) wafers by precisely controlled grinding and polishing technology, responding to customers' high quality requirements. For thin SOI wafer ($\leq 0.5\mu\text{m}$) production, Smart-Cut[®] technology was introduced in 1997. UNIBOND[®] wafers are available now for LSI applications.

Technical Development of SOI Wafers in SEH



Precaution

All data presented in this catalog may not be relied upon to represent standard values. Shin-Etsu Handotai reserves the right to change information in this catalog, including product performance standards and specifications, without notice.

Users are solely responsible for making preliminary tests to determine the suitability of products for their intended use. Statements concerning possible or suggested uses made herein may not be relied upon, or be construed, as a guaranty of no patent infringement.

Copyright belongs to Corporate Planning Department of Shin-Etsu Handotai Co.,LTD.

Shin-Etsu Handotai Co.,Ltd.
Semiconductor Materials Div.

4-2, Marunouchi 1- chome, Chiyoda-ku, Tokyo, Japan

Tel : +81-3-3217-1300

Fax : +81-3-3215-9040